IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Jared L. Zerbe et al.

SERIAL NO.: 09/478.916

FILING DATE: January 6, 2000

TITLE: LOW LATENCY MULTI-LEVEL

COMMUNICATION

INTERFACE

Examiner: Not Yet Assigned

Art Unit: 2781

Attorney Docket No 9797-050-99 ECEIVED

MAY 0 5 2000

May 2, 2000

Group 2700

TRANSMITTAL FOR INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents

Washington, DC 20231

Transmitted herewith is:

- [x] Information Disclosure Statement;
- [x] PTO 1449 Form:
- [x] copies of references listed on the PTO 1449 form; and
- [x] The Commissioner is hereby authorized to charge any fees deemed to be found to Deposit Account No. 16-1150 (9797-0050-999).

Respectfully submitted,

PENNIE & EDMONDS LLP

Gary S. Williams, Reg. No. 31,066

Date: May 2, 2000

3300 Hillview Avenue Palo Alto, CA 94304

(650) 493-4935

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Jared L. Zerbe et al.

SERIAL NO.: 09/478,916

FILING DATE: January 6, 2000

TITLE: LOW LATENCY MULTI-LEVEL COMMUNICATION

INTERFACE

Examiner: Not Yet Assigned

Art Unit: 2781

Attorney Docket No 9797-050-999

May 2, 2000

INFORMATION DISCLOSURE STATEMENT

UNDER 37 C.F.R. § 1.97

Assistant Commissioner for Patents Washington, DC 20231

Sir

In accordance with the duty of disclosure imposed by 37 C.F.R. §§ 1.56 and 1.97 to inform the Patent Office of all references coming to the attention of Applicants or attorneys or agents for Applicants which are or may be material to the examination of the subject application, Attorneys for Applicants hereby invite the Examiner's attention to the references listed on the accompanying revised PTO Form 1449 entitled "List of References Cited".

Identification of references listed on PTO Form 1449 is not to be construed as an admission of Applicants, or attorneys for Applicants, that such references are available as "prior art" against the subject application. Consequently, Applicants respectfully decline to use form PTO-1449, since this form identifies all of the references cited therein as "Prior Art." As an alternative, Applicants submit herewith a "revised form PTO 1449" entitled "List of References Cited" instead of "List of Prior Art Cited." The right is reserved to antedate any item in accordance with standard procedure.

This submission is understood to complement the results of the Examiner's own independent search. The submission should not be construed as a representation that a search was made, or that the cited items are inclusive of all the relevant and material citations that may be available publicly.

Copies of each cited reference are enclosed. Applicants respectfully request that the Examiner review the attached references and that they be made of record in the file history of the above-captioned application.

Applicants believe that no fee is required with the submission of the enclosed List of References Cited because the Information Disclosure Statement is being filed before the mailing of the first Office Action on the merits. However, if any fee is required, the Commissioner is authorized to charge any required fee to Pennie & Edmonds LLP Deposit Account No. 16-1150 (9767-0050-999). A copy of this sheet is enclosed for accounting purposes.

Respectfully submitted,

Dated: May 2, 2000

Gary S. Williams

31,066

· (Reg. No.)

PENNIE & EDMONDS LLP

3300 Hillview Avenue Palo Alto, CA 94304 (650) 493-4935

Enclosures

LIST OF REFERENCES CITED BY APPLICANT

(Use several sheets if necessary)

ATTY, DOCKET NO.
9797-050-999
9797-050-999
APPLICATION NO.
99/478,916
APPLICATION NO.
PRINCE ATT
PRINCE
PRINCE ATT
PRINCE

		(Use several sheets	if necessary)			Jared L. Zerbe et al	MAY n a), CC	'n.	,			
		-9-				Jared L. Zerbe et al FILING DATE January 6, 2000 ENTS		2000 AG	GROUP .	~/	K	_		
				J.S. PA	TENT DOCUM	ENTS	RADEM	IN OFFICE	1 278D	10	7	_		
'EXAMINER INITIAL	↓_	DOCUMENT NUMBER	DATE			NAME		CLASS	SUBCL	<u>بر</u>	FILING IF APPRO	_		
	AA	5,194,765	Mar. 16,	1993	Dunlop et	al.		307	443	۲.	in 28,			
	AB	5,254,883	Oct. 19, 1	1993	Horowitz e	et al.		307	443	_	or 22,	_		
	AC	5,513,327	Apr. 30, 1	996	Farmwald	et al.		395	309		ar 31,	_		
	AD	5,023,488	Jun. 11, 1	991	Gunning			307	475	+-	ar 30,	-		
	AE	5,483,110	Jan. 9, 19	96	Koide et al.			307	147	1	b 28,	_		
	AF	5,287,108			Mayes et al.			341	156	$\overline{}$	2, 19	_		
	AG	5,977,798	Nov. 2, 19	99	Zerbe			326	98		18, 1	-		
	_		FORE	EIGN P	ATENT DOCUM	MENTS		1020	30	Jui	10, 1	98		
		DOCUMENT NUMBER	DATE			COUNTRY		CLASS	SUBCLA	ss	TRANS	г		
	AH	EP 0 463 316 A1	02 Jan 92	DE F	R GB			H04L	12/4		YES	١,		
	Al	EP 0 482 392 A2	29 Apr 92	AT E	BE CH DE DE	ES FR GB IT LI N	VL SE	HO4L	25/0	-				
	AJ	58-54412 (A)	31 Mar 83	1				G05F1	56	+	^	۲		
								4	100	+	31			
									1	+		-		
		OTHER REI	FERENCES (Inclu	uding A	uthor, Title, D	ate, Pertinent Pages,	Etc.)					-		
												_		
	AK	Sidiropoulos, Stefanos et al.; "A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrat										_		
\rightarrow		receivers , IEEE Journal of Solid-State Circuits; Vol. 32, No. 5, May 1997; pp. 681-690												
	AL	Donnelly, Kevin S et al.; "A 660 MB/s Interface Megacell Portable Circuit in 0.3 µm-0.7 µm CMOS ASIC"; IEEE Journal of Solid State Circuits; Vol. 31, No. 12; December 1996, pp. 1995-2003.												
	\dashv	ASIC , IEEE Journal o	Solid State	Circuit	s; Vol. 31, I	No. 12; December	r 1996	pp. 19	95-200	Э3.				
- 1	АМ	Allen, Arnold O.; " Probability, Statistics, and Queueing Theory with Computer Science												
		Applications"; 2nd Edition, CH 7; pp. 450, 458-459.												
	AN	Chappell, Terry I. et al.; "A 2ns Cycle, 4ns Access 512 kb CMOS ECL SRAM"; IEEE International Solid State Circuits Conference 1991; pp. 50-51.												
- 1	AO	Pilo, Harold et al.; "A 300 MHz 3.3V 1 Mb SRAM Fabricated in a 0.5 \(\text{\pm CMOS Process"} \); IEEE International Solid State Circuits Conference 1996; pp. 148-149.												
_		Schumacher, Hans-Jürgen et al.; "CMOS Subnanosecond True-ECL Output Buffer"; IEEE Journal of												
_	- 1:	Schumacher, Hans-Jüri		WIUS .	Subnanosec		put Bu	ffer": IFI	EE Jou	rnal	of			
	AP :	Schumacher, Hans-Jür Solid-State Circuits; Vo	ol. 25, No. 1:	Febru	ary 1990 pp	150.154								
-	AP S	Joild-State Circuits; Vo	ol. 25, No. 1;	Febru	ary 1990 pp	. 150-154.						_		
-	AP S	ang, Tsen-Shau et al.;	i. 25, No. 1; "A 4-ns 4Kx	Febru 1-bit	ary 1990 pp Two-Port Bit	. 150-154. CMOS SRAM": IF						_		
<i>A</i>	AP S	Joild-State Circuits; Vo	i. 25, No. 1; "A 4-ns 4Kx; October 19; A 700 Mb/s/g	Febru (1-bit 88; p oin CM	ary 1990 pp Two-Port Bio p. 1030-104 10S Signallir	0. 150-154. CMOS SRAM"; IEI 40.	EE Jou	rnal of E	D-State			_		

	AS	M. Bazes, "Two Novel Fully complementary Self-Biased CMOS Differential Amplifiers", IEEE Journal of Solid State Circuits, Vol. 26 No. 2, February 1991.							
	АТ	of Solid State Circuits, Vol. 26 No. 2, February 1991. M. Ishibe et al., "High-Speed CMOS I/O Buffer Circuits", IEEE Journal of Solid State Orons, Vol. 27, No. 4, April 1992.							
	AU	J. Lee et al., "A 80ns 5v-Only Dynamic RAM", ISSCC proceedings, Paper 1204SSCC 1979.							
	AV	T. Seki et al., "A 6-ns 1-Mb CMOS SRAM with Latched Sense Amplifier", IEEE Journal of Solid State Circuits, Vol. 28, No. 4., April 1993.							
	AW	T. Kobayashi et al., "A <u>current-controlled latch sense amplifier and a static power-saving input buffer</u> for low-pressure architecture", IEEE Journal of Solid State Circuits Vol. 28 No. 4., April 1993.							
	АХ	L. Tomasini et. al., "A fully differential CMOS line driver for ISDN", IEEE Journal of Solid State Circuits, Vol. 25, No. 2., April 1990.							
	AY	R. Farjad-Rad et al., "A <u>O.4-um CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter"</u> , IEEE J. Solid-State Circuits, Vol. No. 34, pp. 580-585, May 1999.							
	AZ	E. Yeung et al., "A 2.4Gbps per pin simultaneous bidirectional parallel link with per pin skew calibration", ISSCC 2000, in press as of 1-9-2000.							
	ВА	C. Portmann et al., "A multiple vendor 2.5-V DLL for 1.6-GB/s RDRAMs", IEEE VLSI Circuits Symposium, June 1999.							
	88	A. Moncayo et al., " <u>Bus design and analysis at 500MHz and beyond"</u> , Presented at the Design SuperCon, 1995.							
	вс	B. Lau et al., "A 2.6-Gbyte/s multipurpose chip-to-chip interface", IEEE J. Solid-State Circuits, Vol. 33, pp. 1617-1626, November 1998.							
		/ 0 · m/m							
		MAY 0 2 2000 G							
EXAMINER		DATE CONSIDERED							
1									

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.